sonic-buildimage/device/mellanox/x86_64-mlnx_msn3800-r0/Mellanox-SN3800-C64
Stephen Sun fa99059b51 Update buffer configuration for SKUs based on SN3800 (#5320)
C64: 32 100G down links and 32 100G up links.
D112C8: 112 50G down links and 8 100G up links.
D24C52: 24 50G down links, 20 100G down links, and 32 100G up links.
D28C50: 28 50G down links, 18 100G down links, and 32 100G up links.

Signed-off-by: Stephen Sun <stephens@nvidia.com>
2020-09-28 16:16:45 +00:00
..
buffers_defaults_t0.j2 Update buffer configuration for SKUs based on SN3800 (#5320) 2020-09-28 16:16:45 +00:00
buffers_defaults_t1.j2 Update buffer configuration for SKUs based on SN3800 (#5320) 2020-09-28 16:16:45 +00:00
buffers.json.j2 Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194) 2020-08-15 07:52:28 -07:00
pg_profile_lookup.ini Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194) 2020-08-15 07:52:28 -07:00
port_config.ini Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194) 2020-08-15 07:52:28 -07:00
qos.json.j2 Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194) 2020-08-15 07:52:28 -07:00
sai_3800.xml Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194) 2020-08-15 07:52:28 -07:00
sai.profile Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194) 2020-08-15 07:52:28 -07:00