sonic-buildimage/device/arista/x86_64-arista_7050cx3_32s/Arista-7050CX3-32S-D48C8
2022-04-28 20:39:56 -07:00
..
buffers_defaults_t0.j2 Adjustment to ingress pool size to accomodate brcm sai (#10694) 2022-04-28 20:39:56 -07:00
buffers.json.j2 Updated Qos/MMU settings for Arista-7050CX3-32S-C32 & Arista-7050CX3-32S-D48C8 (#7068) 2021-04-30 10:02:08 -07:00
pg_profile_lookup.ini Updated Qos/MMU settings for Arista-7050CX3-32S-C32 & Arista-7050CX3-32S-D48C8 (#7068) 2021-04-30 10:02:08 -07:00
port_config.ini [arista]: Add new 48x50G + 8x100G hwsku for Lodoga (#5452) 2020-09-23 22:41:07 -07:00
qos.json.j2 Define qos map AZURE_TUNNEL for QoS remapping of tunnel traffic (#10565) 2022-04-25 15:06:10 +08:00
sai.profile [arista]: Add new 48x50G + 8x100G hwsku for Lodoga (#5452) 2020-09-23 22:41:07 -07:00
td3-a7050cx3-32s-48x50G+8x100G.config.bcm Changes to support topology and port speed agnostic switch init for TD3 based platforms (#10587) 2022-04-18 15:19:22 -07:00