d44936fa59
#### Why I did it 1. Update pg_profile_lookup.ini with 2000m cable supported 2. Update buffer configuration for t1 with uplink cable 2000m - For SN3800 platform: - C64: - t0: 32 100G down links and 32 100G up links. - t1: 56 100G down links and 8 100G up links with 2 km cable. - D112C8: 112 50G down links and 8 100G up links. - D24C52: 24 50G down links, 20 100G down links, and 32 100G up links. - D28C50: 28 50G down links, 18 100G down links, and 32 100G up links. - For SN2700 platform: - D48C8: 48 50G down links and 8 100G up links - C32: - t0: 16 100G down links and 16 100G up links. - t1: 24 100G down links and 8 100G up links with 2 km cable. Signed-off-by: Stephen Sun <stephens@nvidia.com> #### How I did it #### How to verify it Run QoS regression test |
||
---|---|---|
.. | ||
x86_64-mlnx_lssn2700-r0 | ||
x86_64-mlnx_msn2010-r0 | ||
x86_64-mlnx_msn2100-r0 | ||
x86_64-mlnx_msn2410-r0 | ||
x86_64-mlnx_msn2700_simx-r0 | ||
x86_64-mlnx_msn2700-r0 | ||
x86_64-mlnx_msn2740-r0 | ||
x86_64-mlnx_msn3420-r0 | ||
x86_64-mlnx_msn3700_simx-r0 | ||
x86_64-mlnx_msn3700-r0 | ||
x86_64-mlnx_msn3700c-r0 | ||
x86_64-mlnx_msn3800-r0 | ||
x86_64-mlnx_msn4600c-r0 | ||
x86_64-mlnx_msn4700_simx-r0 | ||
x86_64-mlnx_msn4700-r0 | ||
x86_64-mlnx_x86-r5.0.1400 |