matthew/sonic-buildimage
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
06aa8aa11b
sonic-buildimage/device/celestica/x86_64-cel_seastone-r0/Celestica-DX010-D48C8
History
Ying Xie 0d26dcb785 Enable Dx010 LPM (#12642) 
Why I did it
DX010 platform has limited routing table size.

How I did it
Enabling LPM.

Signed-off-by: Ying Xie <ying.xie@microsoft.com>
2022-11-10 18:16:06 +00:00
..
BALANCED [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
buffer_ports_t0.j2 [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
buffers_defaults_t0.j2 [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
buffers.json.j2 Add new device data for dx010 (Celestica-DX010-C32,Celestica-DX010-D48C8) (#3492) 2019-09-20 07:26:40 -07:00
pg_profile_lookup.ini [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
port_config.ini Add new device data for dx010 (Celestica-DX010-C32,Celestica-DX010-D48C8) (#3492) 2019-09-20 07:26:40 -07:00
qos.json.j2 [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
RDMA-CENTRIC [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
sai.profile In SAI 3.5 by default we are supporting 256 Group with 64 Memeber each. (#5400) 2020-09-22 11:21:12 -07:00
TCP-CENTRIC [Buffer] Separate buffer profile for Celestica-DX010-D48C8 2022-07-12 15:05:19 -07:00
th-seastone-dx010-48x50G+8x100G.config.bcm Enable Dx010 LPM (#12642) 2022-11-10 18:16:06 +00:00