Stephen Sun fa99059b51 Update buffer configuration for SKUs based on SN3800 (#5320) ... C64: 32 100G down links and 32 100G up links. D112C8: 112 50G down links and 8 100G up links. D24C52: 24 50G down links, 20 100G down links, and 32 100G up links. D28C50: 28 50G down links, 18 100G down links, and 32 100G up links. Signed-off-by: Stephen Sun <stephens@nvidia.com>		2020-09-28 16:16:45 +00:00
..
buffers_defaults_t0.j2	Update buffer configuration for SKUs based on SN3800 (#5320)	2020-09-28 16:16:45 +00:00
buffers_defaults_t1.j2	Update buffer configuration for SKUs based on SN3800 (#5320)	2020-09-28 16:16:45 +00:00
buffers.json.j2	[mellanox]: Add new Mellanox-SN3800-D112C8 sku. (#4085)	2020-02-03 15:39:14 -08:00
pg_profile_lookup.ini	Support single ingress pool for MSFT SKUs and optimize headroom calculation (#5194)	2020-08-15 07:52:28 -07:00
port_config.ini	[Mellanox] Change port index in port_config.ini to 1-based (#4781)	2020-06-28 07:24:10 -07:00
qos.json.j2	[mellanox]: Add new Mellanox-SN3800-D112C8 sku. (#4085)	2020-02-03 15:39:14 -08:00
sai_3800_112x50g_8x100g.xml	[Mellanox]Mellanox-SN3800-D112C8 support warm-reboot (#4482)	2020-04-30 22:15:12 -07:00
sai.profile	[devices][Mellanox] create sai.xml for MSN3800-D112-C8 (#4334)	2020-04-01 23:28:43 -07:00