b0b0ba828a
Why I did it Added support for the device N3248PXE How I did it Implemented the support for the platform N3248PXE n3248pxe_unit_test_log.txt Switch Vendor: DellEMC * Switch SKU: N3248PXE * ASIC Vendor: Broadcom * SONiC Image: sonic-broadcom.bin How to verify it Verified the show platform commands
390 lines
9.4 KiB
Plaintext
390 lines
9.4 KiB
Plaintext
pbmp_xport_xe=0x1FFFFFFFFFFFFFFE
|
|
|
|
# PM 4x25: CLP0
|
|
portmap_1=1:10
|
|
portmap_2=2:10
|
|
portmap_3=3:10
|
|
portmap_4=4:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{1}=0x1
|
|
phy_chain_tx_polarity_flip_physical{2}=0x0
|
|
phy_chain_tx_polarity_flip_physical{3}=0x1
|
|
phy_chain_tx_polarity_flip_physical{4}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{1}=0x0
|
|
phy_chain_rx_polarity_flip_physical{2}=0x1
|
|
phy_chain_rx_polarity_flip_physical{3}=0x0
|
|
phy_chain_rx_polarity_flip_physical{4}=0x1
|
|
|
|
# PM 4x25: CLP1
|
|
portmap_5=5:10
|
|
portmap_6=6:10
|
|
portmap_7=7:10
|
|
portmap_8=8:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{5}=0x0
|
|
phy_chain_tx_polarity_flip_physical{6}=0x1
|
|
phy_chain_tx_polarity_flip_physical{7}=0x0
|
|
phy_chain_tx_polarity_flip_physical{8}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{5}=0x1
|
|
phy_chain_rx_polarity_flip_physical{6}=0x0
|
|
phy_chain_rx_polarity_flip_physical{7}=0x1
|
|
phy_chain_rx_polarity_flip_physical{8}=0x0
|
|
|
|
|
|
# PM 4x25: CLP2
|
|
portmap_9=9:10
|
|
portmap_10=10:10
|
|
portmap_11=11:10
|
|
portmap_12=12:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{9}=0x1
|
|
phy_chain_tx_polarity_flip_physical{10}=0x0
|
|
phy_chain_tx_polarity_flip_physical{11}=0x1
|
|
phy_chain_tx_polarity_flip_physical{12}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{9}=0x1
|
|
phy_chain_rx_polarity_flip_physical{10}=0x0
|
|
phy_chain_rx_polarity_flip_physical{11}=0x1
|
|
phy_chain_rx_polarity_flip_physical{12}=0x0
|
|
|
|
|
|
|
|
# PM 4x25: CLP3
|
|
portmap_13=13:10
|
|
portmap_14=14:10
|
|
portmap_15=15:10
|
|
portmap_16=16:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{13}=0x0
|
|
phy_chain_tx_polarity_flip_physical{14}=0x1
|
|
phy_chain_tx_polarity_flip_physical{15}=0x0
|
|
phy_chain_tx_polarity_flip_physical{16}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{13}=0x1
|
|
phy_chain_rx_polarity_flip_physical{14}=0x0
|
|
phy_chain_rx_polarity_flip_physical{15}=0x1
|
|
phy_chain_rx_polarity_flip_physical{16}=0x0
|
|
|
|
|
|
# PM 4x25: CLP4
|
|
portmap_17=17:10
|
|
portmap_18=18:10
|
|
portmap_19=19:10
|
|
portmap_20=20:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{17}=0x1
|
|
phy_chain_tx_polarity_flip_physical{18}=0x0
|
|
phy_chain_tx_polarity_flip_physical{19}=0x1
|
|
phy_chain_tx_polarity_flip_physical{20}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{17}=0x0
|
|
phy_chain_rx_polarity_flip_physical{18}=0x1
|
|
phy_chain_rx_polarity_flip_physical{19}=0x0
|
|
phy_chain_rx_polarity_flip_physical{20}=0x1
|
|
|
|
# PM 4x25: CLP5
|
|
portmap_21=21:10
|
|
portmap_22=22:10
|
|
portmap_23=23:10
|
|
portmap_24=24:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{21}=0x0
|
|
phy_chain_tx_polarity_flip_physical{22}=0x1
|
|
phy_chain_tx_polarity_flip_physical{23}=0x0
|
|
phy_chain_tx_polarity_flip_physical{24}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{21}=0x1
|
|
phy_chain_rx_polarity_flip_physical{22}=0x0
|
|
phy_chain_rx_polarity_flip_physical{23}=0x1
|
|
phy_chain_rx_polarity_flip_physical{24}=0x0
|
|
|
|
|
|
# PM 4x25: CLP6
|
|
portmap_25=25:10
|
|
portmap_26=26:10
|
|
portmap_27=27:10
|
|
portmap_28=28:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{25}=0x1
|
|
phy_chain_tx_polarity_flip_physical{26}=0x0
|
|
phy_chain_tx_polarity_flip_physical{27}=0x1
|
|
phy_chain_tx_polarity_flip_physical{28}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{25}=0x1
|
|
phy_chain_rx_polarity_flip_physical{26}=0x0
|
|
phy_chain_rx_polarity_flip_physical{27}=0x1
|
|
phy_chain_rx_polarity_flip_physical{28}=0x0
|
|
|
|
|
|
|
|
|
|
# PM 4x25: CLP9 4x25G ports
|
|
portmap_29=37:25
|
|
portmap_30=38:25
|
|
portmap_31=39:25
|
|
portmap_32=40:25
|
|
|
|
phy_chain_tx_polarity_flip_physical{37}=0x1
|
|
phy_chain_tx_polarity_flip_physical{38}=0x0
|
|
phy_chain_tx_polarity_flip_physical{39}=0x1
|
|
phy_chain_tx_polarity_flip_physical{40}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{37}=0x1
|
|
phy_chain_rx_polarity_flip_physical{38}=0x0
|
|
phy_chain_rx_polarity_flip_physical{39}=0x1
|
|
phy_chain_rx_polarity_flip_physical{40}=0x1
|
|
|
|
|
|
|
|
# PM 4x25: CLP15
|
|
portmap_33=61:10
|
|
portmap_34=62:10
|
|
portmap_35=63:10
|
|
portmap_36=64:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{61}=0x0
|
|
phy_chain_tx_polarity_flip_physical{62}=0x1
|
|
phy_chain_tx_polarity_flip_physical{63}=0x0
|
|
phy_chain_tx_polarity_flip_physical{64}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{61}=0x0
|
|
phy_chain_rx_polarity_flip_physical{62}=0x1
|
|
phy_chain_rx_polarity_flip_physical{63}=0x0
|
|
phy_chain_rx_polarity_flip_physical{64}=0x1
|
|
|
|
# PM 4x25: CLP16
|
|
portmap_37=65:10
|
|
portmap_38=66:10
|
|
portmap_39=67:10
|
|
portmap_40=68:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{65}=0x1
|
|
phy_chain_tx_polarity_flip_physical{66}=0x0
|
|
phy_chain_tx_polarity_flip_physical{67}=0x1
|
|
phy_chain_tx_polarity_flip_physical{68}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{65}=0x1
|
|
phy_chain_rx_polarity_flip_physical{66}=0x0
|
|
phy_chain_rx_polarity_flip_physical{67}=0x1
|
|
phy_chain_rx_polarity_flip_physical{68}=0x0
|
|
|
|
|
|
# PM 4x25: CLP17
|
|
portmap_41=69:10
|
|
portmap_42=70:10
|
|
portmap_43=71:10
|
|
portmap_44=72:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{69}=0x0
|
|
phy_chain_tx_polarity_flip_physical{70}=0x1
|
|
phy_chain_tx_polarity_flip_physical{71}=0x0
|
|
phy_chain_tx_polarity_flip_physical{72}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{69}=0x1
|
|
phy_chain_rx_polarity_flip_physical{70}=0x0
|
|
phy_chain_rx_polarity_flip_physical{71}=0x1
|
|
phy_chain_rx_polarity_flip_physical{72}=0x0
|
|
|
|
# PM 4x25: CLP18
|
|
portmap_45=73:10
|
|
portmap_46=74:10
|
|
portmap_47=75:10
|
|
portmap_48=76:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{73}=0x1
|
|
phy_chain_tx_polarity_flip_physical{74}=0x0
|
|
phy_chain_tx_polarity_flip_physical{75}=0x1
|
|
phy_chain_tx_polarity_flip_physical{76}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{73}=0x1
|
|
phy_chain_rx_polarity_flip_physical{74}=0x0
|
|
phy_chain_rx_polarity_flip_physical{75}=0x1
|
|
phy_chain_rx_polarity_flip_physical{76}=0x0
|
|
|
|
|
|
|
|
# PM 4x25: CLP19
|
|
portmap_49=77:10
|
|
portmap_50=78:10
|
|
portmap_51=79:10
|
|
portmap_52=80:10
|
|
|
|
phy_chain_tx_polarity_flip_physical{77}=0x0
|
|
phy_chain_tx_polarity_flip_physical{78}=0x1
|
|
phy_chain_tx_polarity_flip_physical{79}=0x0
|
|
phy_chain_tx_polarity_flip_physical{80}=0x1
|
|
|
|
phy_chain_rx_polarity_flip_physical{77}=0x0
|
|
phy_chain_rx_polarity_flip_physical{78}=0x1
|
|
phy_chain_rx_polarity_flip_physical{79}=0x0
|
|
phy_chain_rx_polarity_flip_physical{80}=0x1
|
|
|
|
portmap_53=41:100
|
|
phy_chain_tx_lane_map_physical{41.0}=0x2130
|
|
phy_chain_rx_lane_map_physical{41.0}=0x0312
|
|
|
|
|
|
phy_chain_tx_polarity_flip_physical{41.0}=0x0
|
|
phy_chain_tx_polarity_flip_physical{42.0}=0x1
|
|
phy_chain_tx_polarity_flip_physical{43.0}=0x1
|
|
phy_chain_tx_polarity_flip_physical{44.0}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{41.0}=0x0
|
|
phy_chain_rx_polarity_flip_physical{42.0}=0x1
|
|
phy_chain_rx_polarity_flip_physical{43.0}=0x1
|
|
phy_chain_rx_polarity_flip_physical{44.0}=0x0
|
|
|
|
# PM 4x25: CLP11
|
|
portmap_57=45:100
|
|
phy_chain_tx_lane_map_physical{45.0}=0x2130
|
|
phy_chain_rx_lane_map_physical{45.0}=0x0312
|
|
|
|
|
|
phy_chain_tx_polarity_flip_physical{45.0}=0x0
|
|
phy_chain_tx_polarity_flip_physical{46.0}=0x1
|
|
phy_chain_tx_polarity_flip_physical{47.0}=0x1
|
|
phy_chain_tx_polarity_flip_physical{48.0}=0x0
|
|
|
|
phy_chain_rx_polarity_flip_physical{45.0}=0x0
|
|
phy_chain_rx_polarity_flip_physical{46.0}=0x1
|
|
phy_chain_rx_polarity_flip_physical{47.0}=0x1
|
|
phy_chain_rx_polarity_flip_physical{48.0}=0x0
|
|
|
|
|
|
dport_map_port_34=1
|
|
dport_map_port_33=2
|
|
dport_map_port_36=3
|
|
dport_map_port_35=4
|
|
dport_map_port_38=5
|
|
dport_map_port_37=6
|
|
dport_map_port_40=7
|
|
dport_map_port_39=8
|
|
dport_map_port_42=9
|
|
dport_map_port_41=10
|
|
dport_map_port_44=11
|
|
dport_map_port_43=12
|
|
dport_map_port_46=13
|
|
dport_map_port_45=14
|
|
dport_map_port_48=15
|
|
dport_map_port_47=16
|
|
dport_map_port_50=17
|
|
dport_map_port_49=18
|
|
dport_map_port_52=19
|
|
dport_map_port_51=20
|
|
dport_map_port_3=21
|
|
dport_map_port_4=22
|
|
dport_map_port_1=23
|
|
dport_map_port_2=24
|
|
dport_map_port_7=25
|
|
dport_map_port_8=26
|
|
dport_map_port_5=27
|
|
dport_map_port_6=28
|
|
dport_map_port_11=29
|
|
dport_map_port_12=30
|
|
dport_map_port_9=31
|
|
dport_map_port_10=32
|
|
dport_map_port_15=33
|
|
dport_map_port_16=34
|
|
dport_map_port_13=35
|
|
dport_map_port_14=36
|
|
dport_map_port_19=37
|
|
dport_map_port_20=38
|
|
dport_map_port_17=39
|
|
dport_map_port_18=40
|
|
dport_map_port_23=41
|
|
dport_map_port_24=42
|
|
dport_map_port_21=43
|
|
dport_map_port_22=44
|
|
dport_map_port_27=45
|
|
dport_map_port_28=46
|
|
dport_map_port_25=47
|
|
dport_map_port_26=48
|
|
dport_map_port_32=49
|
|
dport_map_port_31=50
|
|
dport_map_port_30=51
|
|
dport_map_port_29=52
|
|
dport_map_port_53=53
|
|
dport_map_port_54=54
|
|
dport_map_port_55=55
|
|
dport_map_port_56=56
|
|
dport_map_port_57=57
|
|
dport_map_port_58=58
|
|
dport_map_port_59=59
|
|
dport_map_port_60=60
|
|
|
|
|
|
|
|
#pbmp_oversubscribe=0x7fff9fffffffffffffffe
|
|
#pbmp_xport_xe=0x7fff9fffffffffffffffe
|
|
port_flex_enable=1
|
|
phy_an_c73=3
|
|
oversubscribe_mode=1
|
|
core_clock_frequency=1525
|
|
|
|
#25G,10G and 1G support
|
|
serdes_10g_at_25g_vco=1
|
|
serdes_1000x_at_25g_vco=1
|
|
|
|
l2xmsg_mode=1
|
|
|
|
l2xmsg_hostbuf_size=16384
|
|
module_64ports=0
|
|
|
|
#Interrupts and Parity
|
|
max_vp_lags=0
|
|
|
|
schan_intr_enable=0
|
|
tdma_timeout_usec=5000000
|
|
|
|
stable_size=0x5500000
|
|
|
|
#Default L3 profile
|
|
l2_mem_entries=40960
|
|
l3_alpm_enable=2
|
|
l3_alpm_ipv6_128b_bkt_rsvd=1
|
|
l3_mem_entries=40960
|
|
|
|
#Tunnels
|
|
use_all_splithorizon_groups=1
|
|
sai_tunnel_support=1
|
|
bcm_tunnel_term_compatible_mode=1
|
|
|
|
#RIOT Enable
|
|
riot_enable=1
|
|
riot_overlay_l3_intf_mem_size=8192
|
|
riot_overlay_l3_egress_mem_size=32768
|
|
l3_ecmp_levels=2
|
|
riot_overlay_ecmp_resilient_hash_size=16384
|
|
|
|
#sai_preinit_cmd_file=/usr/share/sonic/hwsku/sai_preinit_cmd.soc
|
|
|
|
#New Additions
|
|
pfc_deadlock_seq_control=1
|
|
|
|
#Common configs from broadcom/x86_64-broadcom_common/x86_64-broadcom_b77/broadcom-sonic-td3.config.bcm (Lower version of Td3 (0xb771))
|
|
mem_cache_enable=0
|
|
ifp_inports_support_enable=1
|
|
ipv6_lpm_128b_enable=0x1
|
|
l3_max_ecmp_mode=1
|
|
lpm_scaling_enable=0
|
|
bcm_num_cos=10
|
|
default_cpu_tx_queue=9
|
|
mmu_lossless=0
|
|
host_as_route_disable=1
|
|
sai_eapp_config_file=/etc/broadcom/eapps_cfg.json
|
|
sai_fast_convergence_support=1
|
|
flow_init_mode=1
|
|
sai_interface_type_auto_detect=0
|
|
mpls_mem_entries=16384
|
|
vlan_xlate_1_mem_entries=65536
|
|
vlan_xlate_2_mem_entries=16384
|
|
sai_load_hw_config=/usr/lib/cancun/
|
|
sai_nbr_bcast_ifp_optimized=1
|
|
sai_brcm_sonic_acl_enhancements=1
|
|
# Reduced Trap Group QSET for BRCM Sonic
|
|
sai_brcm_sonic_trap_group=1
|
|
l2_entry_used_as_my_station=1
|
|
multi_hash_recurse_depth_l3=2
|