sonic-buildimage Remove unused SAT port from arista configs. (#14167)

Why I did it
To fix aristanetworks/sonic#85

How I did it
Remove unnecessary SAT ports

How to verify it
Speed change from 400-100g without any error.
This commit is contained in:
Sambath Kumar Balasubramanian 2023-03-09 15:54:20 -08:00 committed by mssonicbld
parent dddf1db1d3
commit da348ecb79
6 changed files with 0 additions and 66 deletions

View File

@ -251,17 +251,6 @@ tm_port_header_type_out_202=ETH
tm_port_header_type_in_203=INJECTED_2_PP
tm_port_header_type_out_203=ETH
### SAT
## Enable SAT Interface. 0 - Disable, 1 - Enable (Default)
sat_enable=1
ucode_port_218=SAT:core_0.218
tm_port_header_type_out_218=CPU
tm_port_header_type_in_218=INJECTED_2
ucode_port_219=SAT:core_1.219
tm_port_header_type_out_219=CPU
tm_port_header_type_in_219=INJECTED_2
port_init_speed_sat=400000
### RCY
sai_recycle_port_lane_base=200
ucode_port_49=RCY0:core_0.49

View File

@ -251,17 +251,6 @@ tm_port_header_type_out_202=ETH
tm_port_header_type_in_203=INJECTED_2_PP
tm_port_header_type_out_203=ETH
### SAT
## Enable SAT Interface. 0 - Disable, 1 - Enable (Default)
sat_enable=1
ucode_port_218=SAT:core_0.218
tm_port_header_type_out_218=CPU
tm_port_header_type_in_218=INJECTED_2
ucode_port_219=SAT:core_1.219
tm_port_header_type_out_219=CPU
tm_port_header_type_in_219=INJECTED_2
port_init_speed_sat=400000
### RCY
sai_recycle_port_lane_base=200
ucode_port_49=RCY0:core_0.49

View File

@ -269,17 +269,6 @@ tm_port_header_type_out_202=ETH
tm_port_header_type_in_203=INJECTED_2_PP
tm_port_header_type_out_203=ETH
### SAT
## Enable SAT Interface. 0 - Disable, 1 - Enable (Default)
sat_enable=1
ucode_port_218=SAT:core_0.218
tm_port_header_type_out_218=CPU
tm_port_header_type_in_218=INJECTED_2
ucode_port_219=SAT:core_1.219
tm_port_header_type_out_219=CPU
tm_port_header_type_in_219=INJECTED_2
port_init_speed_sat=400000
### RCY
sai_recycle_port_lane_base=0
ucode_port_221=RCY.21:core_0.221

View File

@ -269,17 +269,6 @@ tm_port_header_type_out_202=ETH
tm_port_header_type_in_203=INJECTED_2_PP
tm_port_header_type_out_203=ETH
### SAT
## Enable SAT Interface. 0 - Disable, 1 - Enable (Default)
sat_enable=1
ucode_port_218=SAT:core_0.218
tm_port_header_type_out_218=CPU
tm_port_header_type_in_218=INJECTED_2
ucode_port_219=SAT:core_1.219
tm_port_header_type_out_219=CPU
tm_port_header_type_in_219=INJECTED_2
port_init_speed_sat=400000
### RCY
sai_recycle_port_lane_base=0
ucode_port_221=RCY.21:core_0.221

View File

@ -251,17 +251,6 @@ tm_port_header_type_out_202=ETH
tm_port_header_type_in_203=INJECTED_2_PP
tm_port_header_type_out_203=ETH
### SAT
## Enable SAT Interface. 0 - Disable, 1 - Enable (Default)
sat_enable=1
ucode_port_218=SAT:core_0.218
tm_port_header_type_out_218=CPU
tm_port_header_type_in_218=INJECTED_2
ucode_port_219=SAT:core_1.219
tm_port_header_type_out_219=CPU
tm_port_header_type_in_219=INJECTED_2
port_init_speed_sat=400000
### RCY
sai_recycle_port_lane_base=200
ucode_port_49=RCY0:core_0.49

View File

@ -251,17 +251,6 @@ tm_port_header_type_out_202=ETH
tm_port_header_type_in_203=INJECTED_2_PP
tm_port_header_type_out_203=ETH
### SAT
## Enable SAT Interface. 0 - Disable, 1 - Enable (Default)
sat_enable=1
ucode_port_218=SAT:core_0.218
tm_port_header_type_out_218=CPU
tm_port_header_type_in_218=INJECTED_2
ucode_port_219=SAT:core_1.219
tm_port_header_type_out_219=CPU
tm_port_header_type_in_219=INJECTED_2
port_init_speed_sat=400000
### RCY
sai_recycle_port_lane_base=200
ucode_port_49=RCY0:core_0.49