matthew/sonic-buildimage
Archived
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Enable Dx010 LPM (#12642)

Browse Source 
Why I did it
DX010 platform has limited routing table size.

How I did it
Enabling LPM.

Signed-off-by: Ying Xie <ying.xie@microsoft.com>
This commit is contained in:
Ying Xie 2022-11-09 08:15:41 -08:00 committed by GitHub
parent abf1862f58
commit a544a07931
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 660 additions and 655 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
device/celestica/x86_64-cel_seastone-r0/Celestica-DX010-C32/th-seastone-dx010-32x100G-t0.config.bcm
View File

@ -14,6 +14,7 @@ l2xmsg_mode=1
l2_mem_entries=8192 l2_mem_entries=8192
l3_mem_entries=8192 l3_mem_entries=8192
l3_alpm_enable=2 l3_alpm_enable=2
lpm_scaling_enable=0
ipv6_lpm_128b_enable=1 ipv6_lpm_128b_enable=1
mmu_lossless=0 mmu_lossless=0

1
device/celestica/x86_64-cel_seastone-r0/Celestica-DX010-C32/th-seastone-dx010-32x100G-t1.config.bcm
View File

@ -14,6 +14,7 @@ l2xmsg_mode=1
l2_mem_entries=8192 l2_mem_entries=8192
l3_mem_entries=8192 l3_mem_entries=8192
l3_alpm_enable=2 l3_alpm_enable=2
lpm_scaling_enable=0
ipv6_lpm_128b_enable=1 ipv6_lpm_128b_enable=1
mmu_lossless=0 mmu_lossless=0

1313
device/celestica/x86_64-cel_seastone-r0/Celestica-DX010-D48C8/th-seastone-dx010-48x50G+8x100G.config.bcm
View File

File diff suppressed because it is too large Load Diff