[Arista] Enable larger number of LAGs on 7800 LCs ()

For 7800 LCs, set LAG mode to support 1024 number of 16-member system
LAGs.

Why I did it
The SOC property changes are necessary to match  which increases the number of system LAG IDs to 1024.

Description for the changelog
For 7800 LCs, set LAG mode to support 1024 number of 16-member system
LAGs.
This commit is contained in:
kenneth-arista 2022-07-06 14:42:45 -07:00 committed by GitHub
parent 46fc6b5f14
commit a4b9838231
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 7 additions and 1 deletions
device/arista
x86_64-arista_7800r3_48cq2_lc/Arista-7800R3-48CQ2-C48
x86_64-arista_7800r3a_36d2_lc/Arista-7800R3A-36D2-C72

View File

@ -7,7 +7,7 @@ system_headers_mode=1
suppress_unknown_prop_warnings=1
l4_protocols_load_balancing_enable=1
fabric_logical_port_base=512
trunk_group_max_members=128
trunk_group_max_members=16
num_olp_tm_ports.BCM8869X=1
# nif

View File

@ -22,6 +22,9 @@ pmf_sexem3_stage=IPMF2
# Jericho2-mode (description 0x1 used for Jericho 2 mode)
system_headers_mode=1
# HW mode to support 1024 16-member system wide LAGs
trunk_group_max_members=16
# Disable link-training
port_init_cl72=0

View File

@ -21,6 +21,9 @@ pmf_sexem3_stage=IPMF2
# Jericho2-mode (description 0x1 used for Jericho 2 mode)
system_headers_mode=1
# HW mode to support 1024 16-member system wide LAGs
trunk_group_max_members=16
# Disable link-training
port_init_cl72=0