38 lines
1.4 KiB
C
38 lines
1.4 KiB
C
|
/* register offset define */
|
||
|
|
#define PSU_STAT_REG 0xa0
|
||
|
|
#define BMC_PSU_STAT_REG 0xc0
|
||
|
|
#define PSU_1_VIN_REG 0x50
|
||
|
|
#define PSU_1_IIN_REG 0x51
|
||
|
|
#define PSU_1_VOUT_REG 0x52
|
||
|
|
#define PSU_1_IOUT_REG 0x53
|
||
|
|
#define PSU_1_TEMP_1_REG 0x54
|
||
|
|
#define PSU_1_FAN_SPEED_REG 0x55
|
||
|
|
#define PSU_1_POUT_REG 0x56
|
||
|
|
#define PSU_1_PIN_REG 0x57
|
||
|
|
#define PSU_1_MFR_MODEL_REG 0x58
|
||
|
|
#define PSU_1_MFR_IOUT_MAX_REG 0x59
|
||
|
|
#define PSU_1_VMODE_REG 0x5a
|
||
|
|
#define PSU_2_VIN_REG 0x60
|
||
|
|
#define PSU_2_IIN_REG 0x61
|
||
|
|
#define PSU_2_VOUT_REG 0x62
|
||
|
|
#define PSU_2_IOUT_REG 0x63
|
||
|
|
#define PSU_2_TEMP_1_REG 0x64
|
||
|
|
#define PSU_2_FAN_SPEED_REG 0x65
|
||
|
|
#define PSU_2_POUT_REG 0x66
|
||
|
|
#define PSU_2_PIN_REG 0x67
|
||
|
|
#define PSU_2_MFR_MODEL_REG 0x68
|
||
|
|
#define PSU_2_MFR_IOUT_MAX_REG 0x69
|
||
|
|
#define PSU_2_VMODE_REG 0x6a
|
||
|
|
#define DC_CHIP_6E_P0_VOUT_REG 0x90
|
||
|
|
#define DC_CHIP_6E_P0_IOUT_REG 0x91
|
||
|
|
#define DC_CHIP_6E_P0_POUT_REG 0x92
|
||
|
|
#define DC_CHIP_6E_P1_VOUT_REG 0x94
|
||
|
|
#define DC_CHIP_6E_P1_IOUT_REG 0x95
|
||
|
|
#define DC_CHIP_6E_P1_POUT_REG 0x96
|
||
|
|
#define DC_CHIP_70_P0_VOUT_REG 0x98
|
||
|
|
#define DC_CHIP_70_P0_IOUT_REG 0x99
|
||
|
|
#define DC_CHIP_70_P0_POUT_REG 0x9a
|
||
|
|
#define DC_CHIP_70_P1_VOUT_REG 0x9c
|
||
|
|
#define DC_CHIP_70_P1_IOUT_REG 0x9d
|
||
|
|
#define DC_CHIP_70_P1_POUT_REG 0x9e
|
||
|
|
/* end of register offset define */
|